Skip to main content

2024 | OriginalPaper | Buchkapitel

A Review of Burst Error-Correction Codes with Parallel Decoding

verfasst von : T. V. Sindhu, P. Kalpana Devi

Erschienen in: Evolution in Signal Processing and Telecommunication Networks

Verlag: Springer Nature Singapore

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

In noisy or unreliable communication networks, data errors are avoided by using error-correction codes (ECCs), a type of error-correction technique. Burst errors are flaws that happen in a succession of bits rather than individual bits. Burst error-correcting codes employ techniques for repairing burst errors that occur one after the other. Many initiatives have been introduced to repair problems that occur at random. The source encodes the message in Hamming code by introducing superfluous bits into the message. Hamming codes can be used to find errors and fix them. CRC is used in transmission, and hamming code is used in memory disks to detect errors. Convolutional codes are transformed into burst error correctors by interleaving from random error correctors. Interleaved codes are used to confuse the receiver's ability to decode the signals. As a result, the interweaver's primary task at the transmitter is to change the incoming symbol sequence. Increasing memory reliability is the goal of decimal matrix coding. The error-correction code and its variants are discussed in this review study. Each code functions with a certain level of efficiency, as seen by its ability to rectify errors as well as how much power and space it uses.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Ahilan A, Deepa P (2015) Modified decimal matrix codes in FPGA configuration memory for multiple bit upsets. In: 2015 International conference on computer communication and informatics (ICCCI). IEEE, pp 1–5 Ahilan A, Deepa P (2015) Modified decimal matrix codes in FPGA configuration memory for multiple bit upsets. In: 2015 International conference on computer communication and informatics (ICCCI). IEEE, pp 1–5
2.
Zurück zum Zitat Liu S, Xiao L, Li J, Zhou Y, Mao Z (2017) Low redundancy matrix-based codes for adjacent error correction with parity sharing. In: 2017 18th International symposium on quality electronic design (ISQED). IEEE, pp 76–80 Liu S, Xiao L, Li J, Zhou Y, Mao Z (2017) Low redundancy matrix-based codes for adjacent error correction with parity sharing. In: 2017 18th International symposium on quality electronic design (ISQED). IEEE, pp 76–80
3.
Zurück zum Zitat Panem C, Gad V, Gad RS (2019) Polynomials in error detection and correction in data communication system. In: Coding theory. IntechOpen Panem C, Gad V, Gad RS (2019) Polynomials in error detection and correction in data communication system. In: Coding theory. IntechOpen
4.
Zurück zum Zitat Bakale S, Dabhade D (2015) Reed-Solomon decoder with parallel syndrome computation on FPGA: a review. Int J Sci Res (IJSR) 4(3):1131–1134 Bakale S, Dabhade D (2015) Reed-Solomon decoder with parallel syndrome computation on FPGA: a review. Int J Sci Res (IJSR) 4(3):1131–1134
5.
Zurück zum Zitat Li J, Reviriego P, Xiao L (2019) Low delay 3-bit burst error correction codes. J Electron Test 35:413–420CrossRef Li J, Reviriego P, Xiao L (2019) Low delay 3-bit burst error correction codes. J Electron Test 35:413–420CrossRef
6.
Zurück zum Zitat Guo J, Xiao L, Mao Z, Zhao Q (2013) Enhanced memory reliability against multiple cell upsets using decimal matrix code. IEEE Trans Very Large-Scale Integr (VLSI) Syst 22:127–135 Guo J, Xiao L, Mao Z, Zhao Q (2013) Enhanced memory reliability against multiple cell upsets using decimal matrix code. IEEE Trans Very Large-Scale Integr (VLSI) Syst 22:127–135
7.
Zurück zum Zitat Sai GM, Avinash KM, Naidu LSG, Rohith MS, Vinodhini M (2020) Diagonal hamming based multi-bit error detection and correction technique for memories. In: 2020 International conference on communication and signal processing (ICCSP). IEEE, pp 0746–0750 Sai GM, Avinash KM, Naidu LSG, Rohith MS, Vinodhini M (2020) Diagonal hamming based multi-bit error detection and correction technique for memories. In: 2020 International conference on communication and signal processing (ICCSP). IEEE, pp 0746–0750
8.
Zurück zum Zitat Liu Z, Huang Z, Lee FC, Li Q (2016) Digital-based interleaving control for GaN-based MHz CRM totem-pole PFC. IEEE J Emerg Sel Top Power Electron 4:808–814 Liu Z, Huang Z, Lee FC, Li Q (2016) Digital-based interleaving control for GaN-based MHz CRM totem-pole PFC. IEEE J Emerg Sel Top Power Electron 4:808–814
9.
Zurück zum Zitat Sunita MS, Bhaaskaran VK (2013) Matrix code based multiple error correction technique for n-bit memory data. Int J VLSI Des Commun Syst 4:29 Sunita MS, Bhaaskaran VK (2013) Matrix code based multiple error correction technique for n-bit memory data. Int J VLSI Des Commun Syst 4:29
10.
Zurück zum Zitat Rurik W, Mazumdar A (2016) Hamming codes as error-reducing codes. In: 2016 IEEE information theory workshop (ITW). IEEE, pp 404–408 Rurik W, Mazumdar A (2016) Hamming codes as error-reducing codes. In: 2016 IEEE information theory workshop (ITW). IEEE, pp 404–408
11.
Zurück zum Zitat Li J, Xiao L, Reviriego P, Zhang R (2018) Efficient implementations of 4-bit burst error correction for memories. IEEE Trans Circuits Syst II Express Briefs 65:2037–2041 Li J, Xiao L, Reviriego P, Zhang R (2018) Efficient implementations of 4-bit burst error correction for memories. IEEE Trans Circuits Syst II Express Briefs 65:2037–2041
12.
Zurück zum Zitat Choi CH, Im GH (2010) Bit-interleaved coded multilevel modulation for single-carrier frequency-domain equalization. IEEE Commun Lett 14(3):193–195CrossRef Choi CH, Im GH (2010) Bit-interleaved coded multilevel modulation for single-carrier frequency-domain equalization. IEEE Commun Lett 14(3):193–195CrossRef
13.
Zurück zum Zitat Das A, Touba NA (2019) A new class of single burst error correcting codes with parallel decoding. IEEE Trans Comput 69:253–259MathSciNetCrossRef Das A, Touba NA (2019) A new class of single burst error correcting codes with parallel decoding. IEEE Trans Comput 69:253–259MathSciNetCrossRef
14.
Zurück zum Zitat Venkataraman S, Santos R, Das A, Kumar A (2014) A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs. In: 2014 24th international conference on field programmable logic and applications (FPL). IEEE, pp 1–4 Venkataraman S, Santos R, Das A, Kumar A (2014) A bit-interleaved embedded hamming scheme to correct single-bit and multi-bit upsets for SRAM-based FPGAs. In: 2014 24th international conference on field programmable logic and applications (FPL). IEEE, pp 1–4
15.
Zurück zum Zitat Jihwan S, Lee HK (2020) Burst error correction for convolutional code concatenated with Hamming code with a block interleaved. In: 2020 International conference on artificial intelligence in information and communication (ICAIIC). IEEE, pp 531–533 Jihwan S, Lee HK (2020) Burst error correction for convolutional code concatenated with Hamming code with a block interleaved. In: 2020 International conference on artificial intelligence in information and communication (ICAIIC). IEEE, pp 531–533
16.
Zurück zum Zitat Venkatesh L, Sri Lakshmi T (2017) Implementation of modified decimal matrix code for single upsets 4:1–8 Venkatesh L, Sri Lakshmi T (2017) Implementation of modified decimal matrix code for single upsets 4:1–8
17.
Zurück zum Zitat Soni A, Raghuwanshi A (2016) FPGA-based design and implementation of decimal matrix code for enhanced memory reliability. Int J Innov Res Multi Field 2:351–357 Soni A, Raghuwanshi A (2016) FPGA-based design and implementation of decimal matrix code for enhanced memory reliability. Int J Innov Res Multi Field 2:351–357
18.
Zurück zum Zitat Saiz-Adalid LJ, Reviriego P, Gil P, Pontarelli S, Maestro JA (2014) MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Trans Very Large-Scale Integr (VLSI) Syst 23:2332–2336 Saiz-Adalid LJ, Reviriego P, Gil P, Pontarelli S, Maestro JA (2014) MCU tolerance in SRAMs through low-redundancy triple adjacent error correction. IEEE Trans Very Large-Scale Integr (VLSI) Syst 23:2332–2336
19.
Zurück zum Zitat Köroğlu ME, Şiap İ, Akın H (2012) Cellular automata based byte error correcting codes over finite fields. AIP Conf Proc 1470(1):183–186. American Institute of Physics Köroğlu ME, Şiap İ, Akın H (2012) Cellular automata based byte error correcting codes over finite fields. AIP Conf Proc 1470(1):183–186. American Institute of Physics
20.
Zurück zum Zitat Valenti MC (1999) The evolution of error control coding. Author’s PhD dissertation: iterative detection and decoding for wireless communications, Bradley Department of Electrical and Computer Engineering, Virginia Tech Valenti MC (1999) The evolution of error control coding. Author’s PhD dissertation: iterative detection and decoding for wireless communications, Bradley Department of Electrical and Computer Engineering, Virginia Tech
21.
Zurück zum Zitat Moradi M, Mozammel A (2021) Concatenated Reed-Solomon and polarization-adjusted convolutional (PAC) codes. arXiv preprint arXiv:2106.08822 Moradi M, Mozammel A (2021) Concatenated Reed-Solomon and polarization-adjusted convolutional (PAC) codes. arXiv preprint arXiv:​2106.​08822
22.
Zurück zum Zitat Umanesan G, Fujiwara E (2005) Parallel decoding cyclic burst error correcting codes. IEEE Trans Comput 54(1):87–92 Umanesan G, Fujiwara E (2005) Parallel decoding cyclic burst error correcting codes. IEEE Trans Comput 54(1):87–92
23.
Zurück zum Zitat Garcia-Herrero F, Sánchez-Macián A, Maestro JA (2021) Low delay non-binary error correction codes based on orthogonal Latin squares. Integration 76:55–60CrossRef Garcia-Herrero F, Sánchez-Macián A, Maestro JA (2021) Low delay non-binary error correction codes based on orthogonal Latin squares. Integration 76:55–60CrossRef
24.
Zurück zum Zitat Kamalakannan S, Karthikeyan S, Sathyamoorthy K (2015) Implementation of error correction technique based on decimal matrix code. Int J Adv Res Trends Eng Technol (IJARTET) 2(4):1–6 Kamalakannan S, Karthikeyan S, Sathyamoorthy K (2015) Implementation of error correction technique based on decimal matrix code. Int J Adv Res Trends Eng Technol (IJARTET) 2(4):1–6
25.
Zurück zum Zitat Ahilan A, Deepa P (2016) Improving lifetime of memory devices using evolutionary computing-based error correction coding. In: Computational intelligence, cyber security and computational models. Springer, Singapore, pp 237–245 Ahilan A, Deepa P (2016) Improving lifetime of memory devices using evolutionary computing-based error correction coding. In: Computational intelligence, cyber security and computational models. Springer, Singapore, pp 237–245
Metadaten
Titel
A Review of Burst Error-Correction Codes with Parallel Decoding
verfasst von
T. V. Sindhu
P. Kalpana Devi
Copyright-Jahr
2024
Verlag
Springer Nature Singapore
DOI
https://doi.org/10.1007/978-981-97-0644-0_34

Neuer Inhalt