Top

Arabian Journal for Science and Engineering

Published in:

24-01-2024 | Research Article-Electrical Engineering

Realized High-Performance Swing Compensator Approximate Reversible Full Adders Using Gate Diffusion Input Technique

Authors: Seyedeh Fatemeh Deymad, Nabiollah Shiri, Farshad Pesaran

Published in: Arabian Journal for Science and Engineering | Issue 5/2024

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

In this paper, based on reversibility and approximation concepts, full adder (FA) circuits are designed for fault-tolerant applications. Area saving along with power reduction is the main objectives in the design and implementation of the proposed FAs. So, the basic reversible gates including Toffoli, Fredkin, Feynman, and Thapliyal Ranganathan (TR) are realized based on the gate diffusion input (GDI) technique. Subsequently, three approximate reversible FAs are designed with 3, 2, and 1 gates, respectively, which have special features such as 0 constant input (CI) and minimum garbage output and transistor counts. The circuitry performance and the quality of output images are extracted, when the FAs are placed in the approximate ripple carry adder (RCA) for image addition. The results show the superiority of the proposed FAs. Comprehensive results are extracted from the defined figure of merits (FoMs), which consists of area, power-delay product (PDP), peak signal-to-noise ratio (PSNR), and normalized mean error distance (NMED). The Pro-2 FA is selected as the best option due to its significant superiority compared to other circuits. The Pro-2 has 61.47% and 73.51% savings of PDP and PDP-area product (PDAP), respectively, compared to the exact circuit.

previous article Hysteresis Current-Mode Regulated Modified SEPIC-Buck Converter Used for Solar Photovoltaic Systems

next article Integrating Distributed Generation and Advanced Deep Learning for Efficient Distribution System Management and Fault Detection

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

Thapliyal, H.: Mapping of Subtractor and Adder-Subtractor Circuits on Reversible Quantum Gates. In: Gavrilova, M.; Tan, C. (Eds.) Transactions on Computational Science XXVII. Lecture Notes in Computer Science, Vol. 9570. Springer, Berlin (2016). https://doi.org/10.1007/978-3-662-50412-3_2CrossRef

Aditya, M.; Kumar, Y. B. N. and Vasantha, M. H. Reversible full/half adder with optimum power dissipation. In: 10th International Conference on Intelligent Systems and Control (ISCO), Coimbatore, 1–4, 2016, doi: https://doi.org/10.1109/ISCO.2016.7726975

Ni, L.; Guan, Z.; Zhu W. A. general method of constructing the reversible full-adder. In: Proceedings of 3rd International Symposium on Intelligent Information Technology and Security Informatics, Jinggangshan, 109–113 2010

Hafiz Md; Hasan Babu; Md. Rafiqul Islam; Ahsan Raja Chowdhury and Syed Mostahed Ali Chowdhury. On the realization of reversible full-adder circuit. In: International Conference on Computer and Information Technology, Dhaka, 880–883, 2003

Parameshwara, M.C.; Nagabushanam, M.: Novel low quantum cost reversible logic based full adders for DSP applications. Int. j. inf. tecnol. 13, 1755–1761 (2021). https://doi.org/10.1007/s41870-021-00762-3CrossRef

Maslov, D.; Saeedi, M.: reversible circuit optimization via leaving the boolean domain. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(6), 806–816 (2011). https://doi.org/10.1109/TCAD.2011.2105555CrossRef

Raveendran, S.; Edavoor, P. J.;Kumar, N.; Vasantha, M. H. Reversible Logic Implementation of Image Denoising for Grayscale Images. In: IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, 138-141, 2020, doi: https://doi.org/10.1109/MWSCAS48704.2020.9184481

Saeedi, M.; Markov, I.L.: Synthesis and optimization of reversible circuits: a survey. ACM Comput. Surv. 45(2), 34 (2013). https://doi.org/10.1145/2431211.2431220CrossRef

Jayashree, H.V.; Thapliyal, H.; Agrawal, V.K.: Efficient Circuit Design of Reversible Square. In: Gavrilova, M.; Tan, C. (Eds.) Transactions on Computational Science XXIX. Lecture Notes in Computer Science, Vol. 10220. Springer, Berlin (2017). https://doi.org/10.1007/978-3-662-54563-8_2CrossRef

10.

Jayashree, H.V.; Thapliyal, H.; Arabnia, H.R., et al.: Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J. Supercomput. 72, 1477–1493 (2016). https://doi.org/10.1007/s11227-016-1676-0CrossRef

11.

Sharma, V.K.: Single-bit digital comparator circuit design using quantum-dot cellular automata nanotechnology. ETRI J. 45(3), 534–542 (2023)CrossRef

12.

Moustafa, A.; Younes, A.: Efficient synthesis of reversible circuits using quantum dot cellular automata. IEEE Access 9, 76662–76673 (2021). https://doi.org/10.1109/ACCESS.2021.3083507CrossRef

13.

Shiri, N.; Rafiee, M.; Sadeghi, A.; Ghayour, R.: Characteristics extraction of fully symmetric GAA and top-gate CNTFETs with 6 nm channel length. ECS J. Solid State Sci. Technol. 1(6), 061009 (2021). https://doi.org/10.1149/2162-8777/ac7613CrossRef

14.

Sharma, V.K.: CNTFET circuit-based wide fan-in domino logic for low power applications. J. Circuits Syst Comput. 31(02), 2250036 (2022)CrossRef

15.

Sadeghi, A.; Ghasemi, R.; Ghasemian, H.; Shiri, N.: High efficient GDI-CNTFET-based approximate full adder for next-generation of computer architectures. IEEE Embed. Syst. Lett. 15(1), 33–36 (2022). https://doi.org/10.1109/LES.2022.3192530CrossRef

16.

Schriek, E.; Sebastiano, F.; Charbon, E.: A Cryo-CMOS digital cell library for quantum computing applications. IEEE Solid-State Circuits Lett. 3, 310–313 (2020). https://doi.org/10.1109/LSSC.2020.3017705CrossRef

17.

Rafiee, M.; Sadeghi, Y.; Shiri, N.; Sadeghi, A.: An approximate CNTFET 4:2 compressor based on gate diffusion input and dynamic threshold. Electron. Lett. 57, 650–652 (2021). https://doi.org/10.1049/ell2.12221CrossRef

18.

Shiri, N.; Sadeghi, A.; Rafiee, M.; Bigonah, M.: SR-GDI CNTFET-based magnitude comparator for new generation of programmable integrated circuits. Int. J. Circuit Theory Appl. 50(5), 1511–1536 (2022). https://doi.org/10.1002/cta.3251CrossRef

19.

Morgenshtein, A.; Yuzhaninov, V.; Kovshilovsky, A.; Fish, A.: Full-swing gate diffusion input logic: case-study of low-power CLA adder design. Integration 47(1), 62–70 (2014). https://doi.org/10.1016/j.vlsi.2013.04.002CrossRef

20.

Haq, S.U.; Sharma, V.K.: Robust logic circuits design using SOI shorted-gate FinFETs. Indian J. Pure & Appl. Phys. (IJPAP). 61(01), 57–66 (2023)

21.

Sharma, V.K.: Design and simulation of reliable low power CMOS logic gates. IETE J. Res. 69(2), 1022–1032 (2023)CrossRef

22.

Thapliyal, HT.; Varun,S. S.; Munoz-Coreas,E.; Britt, K. A. and Humble, T. S. Quantum Circuit Designs of Integer Division Optimizing T-Count and T-Depth. In: IEEE International Symposium on Nanoelectronic and Information Systems (iNIS), Bhopal, 123-128, 2017, doi: https://doi.org/10.1109/iNIS.2017.34

23.

Touil, L.; Ouni, B.: Design of hardware RGB to HMMD converter based on reversible logic. IET Image Proc. 11, 646–655 (2017). https://doi.org/10.1049/iet-ipr.2017.0301CrossRef

24.

Raveendran, S.; Edavoor, P.J.; Kumar, N.Y.B.; Vasantha, M.H.: An approximate low-power lifting scheme using reversible logic. IEEE Access 8, 183367–183377 (2020). https://doi.org/10.1109/ACCESS.2020.3029149CrossRef

25.

Strollo, A.G.M.; Napoli, E.; De Caro, D.; Petra, N.; Meo, G.D.: comparison and extension of approximate 4–2 compressors for low-power approximate multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 67(9), 3021–3034 (2020). https://doi.org/10.1109/TCSI.2020.2988353MathSciNetCrossRef

26.

Yarlagadda, K.P.; Syamala, Y.: Transistor level implementation of digital reversible circuits. Int. J. VLSI Des. Commun. Syst. 5, 43–61 (2014). https://doi.org/10.5121/vlsic.2014.5606CrossRef

27.

Sharma, V.K.: A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime. Aust. J. Electr. Electron. Eng. 18(4), 217–236 (2021)CrossRef

28.

Sabetzadeh, F.; Moaiyeri, M.H.; Ahmadinejad, M.: A majority-based imprecise multiplier for ultra-efficient approximate image multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 66(11), 4200–4208 (2019). https://doi.org/10.1109/TCSI.2019.2918241CrossRef

29.

Sadeghi, A.; Shiri, N.; Rafiee, M.: High-efficient, ultra-low-power and high-speed 4:2 compressor with a new full adder cell for bioelectronics applications. Circuits Syst. Signal Process 39, 6247–6275 (2020). https://doi.org/10.1007/s00034-020-01459-xCrossRef

30.

Sharma, V.K.: Design of low leakage PVT variations aware CMOS bootstrapped driver circuit. J. Circuits Syst. Comput. 26(09), 1750137 (2017)CrossRef

31.

Shiri, N.; Sadeghi, A.; Rafiee, M.: High-efficient and error-resilient gate diffusion input-based approximate full adders for complex multistage rapid structures. Comput. Electr. Eng. 109, 108776 (2023). https://doi.org/10.1016/j.compeleceng.2023.108776CrossRef

32.

Merkle, E.M.; Nelson, R.C.: Dual gradient-echo in-phase and opposed-phase hepatic MR imaging: a useful tool for evaluating more than fatty infiltration or fatty sparing. Radiographics 26(5), 1409–1418 (2006)CrossRef

Title: Realized High-Performance Swing Compensator Approximate Reversible Full Adders Using Gate Diffusion Input Technique
Authors: Seyedeh Fatemeh Deymad
Nabiollah Shiri
Farshad Pesaran
Publication date: 24-01-2024
Publisher: Springer Berlin Heidelberg
Published in: Arabian Journal for Science and Engineering / Issue 5/2024
Print ISSN: 2193-567X
Electronic ISSN: 2191-4281
DOI: https://doi.org/10.1007/s13369-023-08637-4

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Other articles of this Issue 5/2024

Optimizing Supply Chain Profit by Categorizing Non-reworkable Defective Items

An Accurate Piecewise Aging Model for Li-ion Batteries in Hybrid Renewable Energy System Applications

Digital Pre-Distorter System Based on Memoryless Hammerstein Model for High Power Amplifier Impairments

A Novel Simplified Modeling Approach for VSC-HVDC Links in Performance Analysis of Multi-Machine Systems

Graphene-Based Log-Periodic Dipole Antenna-Shaped MIMO Antenna Structure for the Terahertz Frequency Spectrum

Global Maximum Power Point Tracking of Photovoltaic Systems Using Bio-inspired Algorithm-Based MPPT and One-Cycle Control

Premium Partners