Anzeige
Erschienen in:
2024 | OriginalPaper | Buchkapitel
Multi-feature Data Generation for Design Technology Co-Optimization: A Study on WAT and CP
verfasst von : Shih-Nung Chen, Shi-Hao Chen
Erschienen in: Frontier Computing on Industrial Applications Volume 4
Verlag: Springer Nature Singapore
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
This study explores the use of Generative Adversarial Networks (GANs) to generate wafer-level Wafer Acceptance Test (WAT) and Chip Probe (CP) test data in semiconductor manufacturing processes, and their application in relevant process and Design-Technology Co-Optimization (DTCO). The generated virtual silicon data includes device performance, physical-electrical characteristics, distribution of wafer process parameters, and implicit information on wafer-level features such as uniformity and defects. This approach enables interdisciplinary teams to overcome data acquisition barriers while ensuring data confidentiality, and it holds significant potential for the development of advanced Electronic Design Automation (EDA) tools in co-optimizing process and chip design flows.