Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
MTZ-Fachkongress

Antriebe und Energiesysteme von morgen


Austausch von Automobil- und Energiewirtschaft

Am 14./15. Mai geht es in Chemnitz um die Mobilitätswende durch Elektro- und Wasserstofffahrzeuge.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Introduction Kapitel lesen Erstes Kapitel lesen

2024 | OriginalPaper | Buchkapitel

18. Design for Testability of SFQ Circuits

verfasst von : Gleb Krylov, Tahereh Jabbari, Eby G. Friedman

Erschienen in: Single Flux Quantum Integrated Circuit Design

Verlag: Springer International Publishing

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

Test point insertion and set/scan techniques for enhanced testability in single-flux quantum logic are discussed in this chapter. Test point insertion reduces the overhead of a set/scan chain while maintaining most of the functionality. Multiple ways of replacing costly (in terms of the number of Josephson junctions) SFQ multiplexers with mergers and blocking gates are presented. The multiplexer control signals are replaced with a gated clock signal or separate bias networks for both functional and test paths. Clocked blocking gates or current-controlled Josephson transmission line segments are used to disable undesirable data inputs. The clocked blocking gates for test point insertion in a 64-bit register require 35% fewer Josephson junctions as compared to multiplexers. This advantage further increases for current-controlled blocking gates. Set/scan chain and test point insertion techniques are applied to several SFQ circuits to evaluate the error characteristics and to provide built-in self-test of SFQ-compatible memory systems.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel Wave Pipelining in DSFQ Circuits
Nächstes Kapitel Ferromagnetic Josephson Junctions
Literatur
25.
K.K. Likharev, V.K. Semenov, RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1(1), 3–28 (1991)CrossRef
37.
O.A. Mukhanov, Energy-efficient single flux quantum technology. IEEE Trans. Appl. Supercond. 21(3), 760–769 (2011)CrossRef
39.
T. Jabbari, G. Krylov, S. Whiteley, E. Mlinar, J Kawa, E.G. Friedman, Interconnect routing for large scale RSFQ circuits. IEEE Trans. Appl. Supercond. 29(5), 1102805 (2019)
40.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Global signaling for large scale RSFQ circuits, in Proceedings of the Government Microcircuit Applications and Critical Technology Conference (2019), pp. 1–6
41.
T. Jabbari, E.G. Friedman, Global interconnects in VLSI complexity single flux quantum systems, in Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop (2020), pp. 1–7
42.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Repeater insertion in SFQ interconnect. IEEE Trans. Appl. Supercond. 30(8), 5400508 (2020)
57.
T. Jabbari, E.G. Friedman, Transmission lines in VLSI complexity single flux quantum systems, in Proceedings of the PhotonIcs and Electromagnetics Research Symposium (2023), pp. 1749–1759
58.
R. Bairamkulov, T. Jabbari, E.G. Friedman, QuCTS – single flux quantum clock tree synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(10), 3346–3358 (2022)CrossRef
59.
T. Jabbari, J. Kawa, E.G. Friedman, H-tree clock synthesis in RSFQ circuits, in Proceedings of the IEEE Baltic Electronics Conference (2020), pp. 1–5
60.
T. Jabbari, G. Krylov, J Kawa, E.G. Friedman, Splitter trees in single flux quantum circuits. IEEE Trans. Appl. Supercond. 31(5), 1302606 (2021)
65.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Resonance effects in single flux quantum interconnect, in Proceedings of the Government Microcircuit Applications and Critical Technology Conference (2020), pp. 1–5
98.
G. Krylov, E.G. Friedman, Sense amplifier for spin-based cryogenic memory cells. IEEE Trans. Appl. Supercond. 29(5), 1–4 (2019). Art no. 1501804
110.
G. Krylov, E.G. Friedman, Partitioning RSFQ circuits for current recycling. IEEE Trans. Appl. Supercond. 31(5), 1–6 (2021)CrossRef
120.
I.P. Litikov, O.A. Mukhanov, Loop self-testing of Josephson junction digital structures, in Avtomatika i Vychislitelnaya Tekhnika [Soviet Automatics and Computers], No. 1 (1988), pp. 70–78
131.
G. Krylov, E.G. Friedman, Design methodology for distributed large-scale ERSFQ bias networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(11), 2438–2447 (2020)
132.
G. Krylov, E.G. Friedman, Asynchronous dynamic single flux quantum majority gates. IEEE Trans. Appl. Supercond. 30(5), 1–7 (2020). Art no. 1300907
137.
T. Jabbari, E.G. Friedman, Inductive and capacitive coupling noise in superconductive VLSI circuits. IEEE Trans. Appl. Supercond. 33(9), 3800707 (2023)
145.
H. Kumar, T. Jabbari, G. Krylov, K. Basu, E.G. Friedman, R. Karri, Toward increasing the difficulty of reverse engineering of RSFQ circuits. IEEE Trans. Appl. Supercond. 30(3), 1–13 (2020)CrossRef
146.
T. Jabbari, G. Krylov, E.G. Friedman, Logic locking in single flux quantum circuits. IEEE Trans. Appl. Supercond. 31(5) (2021)
147.
Y. Mustafa, T. Jabbari, S. Köse, Emerging attacks on logic locking in SFQ circuits and related countermeasures. IEEE Trans. Appl. Supercond. 32(3), 1–8 (2022)CrossRef
148.
T. Jabbari, H. Zandi, F. Foroughi, A. Bozbey, M. Fardmanesh, Investigation of readout cell configuration and parameters on functionality and stability of bi-directional RSFQ TFF. IEEE Trans. Appl. Supercond. 26(3), 1–5 (2016)CrossRef
149.
G. Krylov, E.G. Friedman, Bias distribution in ERSFQ VLSI circuits, in Proceedings of the IEEE International Symposium on Circuits and Systems (2020), pp. 1–5
159.
G. Krylov, E.G. Friedman, Design for testability of SFQ circuits. IEEE Trans. Appl. Supercond. 27(8), 1–7 (2017)CrossRef
216.
G. Krylov, E.G. Friedman, Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems. IEEE Trans. Appl. Supercond. 29(5), 1–5 (2019)
217.
G. Krylov, E.G. Friedman, Test point insertion for RSFQ circuits, in Proceedings of the IEEE International Symposium on Circuits and Systems (2017), pp. 2022–2025
231.
K. Gaj, E.G. Friedman, M.J. Feldman, Timing of multi-gigahertz rapid single flux quantum digital circuits. J. VLSI Sig. Process. Syst. 16(2/3), 247–276 (1997)CrossRef
242.
T. Jabbari, R. Bairamkulov, J. Kawa, E. Friedman, Interconnect benchmark circuits for single flux quantum integrated circuits. IEEE Trans. Appl. Supercond. (2023). Under review
253.
E.G. Friedman, Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89(5), 665–692 (2001)CrossRef
512.
A.G. Qoutb, S. Whiteley, J. Kawa, E.G. Friedman, Josephson junction stuck-at fault detection in SFQ circuits. IEEE Trans. Appl. Supercond. 33, 1304108 (2023)CrossRef
513.
A.A. Joseph, H.G. Kerkhoff, Towards structural testing of superconductor electronics. Proc. IEEE Int. Test Conf. 1, 1182–1191 (2003)
514.
P. Girard, Survey of low-power testing of VLSI circuits. IEEE Des. Test Comput. 19(3), 82–92 (2002)CrossRef
515.
M.J.Y. Williams, J.B. Angell, Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans. Comput. 22(1), 46–60 (1973)CrossRef
516.
L. Wang, C. Wu, X. Wen, VLSI Test Principles and Architectures: Design for Testability (Elsevier, Amsterdam, 2006)
517.
C. Lin, M. Marek-Sadowska, K. Cheng, M. Lee, Test-point insertion: scan paths through functional logic. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17(9), 838–851 (1998)CrossRef
518.
D.K. Brock, E.K. Track, J.M. Rowell, Superconductor ICs: the 100-GHz second generation. IEEE Spectr. 37(12), 40–46 (2000)CrossRef
519.
T.A. Fulton, Externally shunted Josephson junctions. Phys. Rev. B 7(3), 1189 (1973)
520.
J.L. Neves, E.G. Friedman, Design methodology for synthesizing clock distribution networks exploiting nonzero localized clock skew. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 4(2), 286–291 (1996)
521.
V.K. Semenov, Digital SQUIDs: new definitions and results. IEEE Trans. Appl. Supercond. 13(2), 747–750 (2003)CrossRef
522.
Y.C. Kim, K.K. Saluja, Sequential test generators: past, present and future. Integr. VLSI J. 26(1), 41–54 (1998)
Metadaten
Titel
Design for Testability of SFQ Circuits
verfasst von
Gleb Krylov
Tahereh Jabbari
Eby G. Friedman
Copyright-Jahr
2024
Buch
Single Flux Quantum Integrated Circuit Design

Print ISBN: 978-3-031-47474-3

Electronic ISBN: 978-3-031-47475-0

Copyright-Jahr: 2024

DOI
https://doi.org/10.1007/978-3-031-47475-0_18

Neuer Inhalt

    Bildnachweise