Skip to main content
Fachgebiete
Automobil + Motoren Bauwesen + Immobilien Business IT + Informatik Elektrotechnik + Elektronik Energie + Nachhaltigkeit Finance + Banking Management + Führung Marketing + Vertrieb Maschinenbau + Werkstoffe Versicherung + Risiko
DE
EN
Themenseiten
Organisationspsychologie Projektmanagement Marketing Smart Manufacturing
Bücher
Zeitschriften
Weitere Formate
Podcasts Webinare Technik Webinare Wirtschaft Kongresse Veranstaltungskalender Awards
Jetzt Einzelzugang starten
Zugang für Unternehmen
Referenzkunden
MTZ-Fachkongress

Antriebe und Energiesysteme von morgen


Austausch von Automobil- und Energiewirtschaft

Am 14./15. Mai geht es in Chemnitz um die Mobilitätswende durch Elektro- und Wasserstofffahrzeuge.
Erweiterte Suche
Anmelden
nach oben
Erschienen in:
Introduction Kapitel lesen Erstes Kapitel lesen

2024 | OriginalPaper | Buchkapitel

11. Synchronization

verfasst von : Gleb Krylov, Tahereh Jabbari, Eby G. Friedman

Erschienen in: Single Flux Quantum Integrated Circuit Design

Verlag: Springer International Publishing

Einloggen

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The speed of operation in a synchronous circuit is controlled by the clock distribution network. Most RSFQ circuits require a large multi-gigahertz clock network, as unlike CMOS, most logic gates are clocked. AQFP circuits however utilize a multiphase AC power network for synchronization. In a self-timed asynchronous circuit, where a global clock network is absent, handshaking gates and protocols are necessary. Timing tolerances in all of these systems are extremely narrow, and an effective clock network is required for robust high-performance operation. The optimal design of the clock distribution network, providing robustness against timing variations, and proper organization of the handshaking circuits are crucial to maintain correct operation of multi-gigahertz systems. Techniques providing solutions to these issues in superconductive circuits are also described in this chapter. Existing pulse-based clock distribution topologies are introduced and related tradeoffs are described. Asynchronous techniques which do not require a global clock are discussed. Synchronization in AC-biased circuits, utilizing a different clocking mechanism, is also described.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Jetzt informieren

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Jetzt informieren
Vorheriges Kapitel SFQ Circuits for Quantum Computing
Nächstes Kapitel GALS Clocking and Shared Interconnect for Large-Scale SFQ Systems
Literatur
25.
K.K. Likharev, V.K. Semenov, RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1(1), 3–28 (1991)CrossRef
37.
O.A. Mukhanov, Energy-efficient single flux quantum technology. IEEE Trans. Appl. Supercond. 21(3), 760–769 (2011)CrossRef
38.
S. Whiteley, E. Mlinar, G. Krylov, T. Jabbari, E.G. Friedman, J. Kawa, An SFQ digital circuit technology with fully-passive transmission line interconnect, in Proceedings of the Applied Superconductivity Conference (2020)
40.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Global signaling for large scale RSFQ circuits, in Proceedings of the Government Microcircuit Applications and Critical Technology Conference (2019), pp. 1–6
41.
T. Jabbari, E.G. Friedman, Global interconnects in VLSI complexity single flux quantum systems, in Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop (2020), pp. 1–7
42.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Repeater insertion in SFQ interconnect. IEEE Trans. Appl. Supercond. 30(8), 5400508 (2020)
47.
T. Jabbari, E.G. Friedman, SFQ/DQFP interface circuits. IEEE Trans. Appl. Supercond. 33(5), 1–5 (2023)
57.
T. Jabbari, E.G. Friedman, Transmission lines in VLSI complexity single flux quantum systems, in Proceedings of the PhotonIcs and Electromagnetics Research Symposium (2023), pp. 1749–1759
58.
R. Bairamkulov, T. Jabbari, E.G. Friedman, QuCTS – single flux quantum clock tree synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(10), 3346–3358 (2022)CrossRef
59.
T. Jabbari, J. Kawa, E.G. Friedman, H-tree clock synthesis in RSFQ circuits, in Proceedings of the IEEE Baltic Electronics Conference (2020), pp. 1–5
60.
T. Jabbari, G. Krylov, J Kawa, E.G. Friedman, Splitter trees in single flux quantum circuits. IEEE Trans. Appl. Supercond. 31(5), 1302606 (2021)
65.
T. Jabbari, G. Krylov, S. Whiteley, J. Kawa, E.G. Friedman, Resonance effects in single flux quantum interconnect, in Proceedings of the Government Microcircuit Applications and Critical Technology Conference (2020), pp. 1–5
110.
G. Krylov, E.G. Friedman, Partitioning RSFQ circuits for current recycling. IEEE Trans. Appl. Supercond. 31(5), 1–6 (2021)CrossRef
131.
G. Krylov, E.G. Friedman, Design methodology for distributed large-scale ERSFQ bias networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(11), 2438–2447 (2020)
132.
G. Krylov, E.G. Friedman, Asynchronous dynamic single flux quantum majority gates. IEEE Trans. Appl. Supercond. 30(5), 1–7 (2020). Art no. 1300907
187.
O. Chen, R. Cai, Ya. Wang, F. Ke, Ta. Yamae, R. Saito, N. Takeuchi, N. Yoshikawa, Adiabatic quantum-flux-parametron: towards building extremely energy-efficient circuits and systems. Sci. Rep. 9(10514), 1–10 (2019)
202.
Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, A. Fujimaki, Design and demonstration of an 8-bit bit-serial RSFQ microprocessor: CORE e4. IEEE Trans. Appl. Supercond. 26(5), 1301205 (2016)
216.
G. Krylov, E.G. Friedman, Globally asynchronous, locally synchronous clocking and shared interconnect for large-scale SFQ systems. IEEE Trans. Appl. Supercond. 29(5), 1–5 (2019)
222.
S. Polonsky, Delay insensitive RSFQ circuits with zero static power dissipation. IEEE Trans. Appl. Supercond. 9(2), 3535–3538 (1999)CrossRef
223.
P. Patra, S. Polonsky, D.S. Fussell, Delay insensitive logic for RSFQ superconductor technology, in Proceedings of the IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems (1997), pp. 42–53
235.
S.N. Shahsavani, T. Lin, A. Shafaei, C.J. Fourie, M. Pedram, An integrated row-based cell placement and interconnect synthesis tool for large SFQ logic circuits. IEEE Trans. Appl. Supercond. 27(4), 1–8 (2017)CrossRef
237.
T.V. Filippova, A. Sahua, A.F. Kirichenkoa, I.V. Vernika, M. Dorojevetsb, C.L. Ayalab, O.A. Mukhanov, 20 GHz operation of an asynchronous wave-pipelined RSFQ arithmetic-logic unit. Physics Procedia 36, 59–65 (2012)CrossRef
241.
Y. Kameda, S. Yorozu, Y. Hashimoto, A new design methodology for single-flux-quantum (SFQ) logic circuits using passive-transmission-line (PTL) wiring. IEEE Trans. Appl. Supercond. 17(2), 508–511 (2007)CrossRef
242.
T. Jabbari, R. Bairamkulov, J. Kawa, E. Friedman, Interconnect benchmark circuits for single flux quantum integrated circuits. IEEE Trans. Appl. Supercond. (2023). Under review
251.
E.G. Friedman, Clock distribution design in VLSI circuits, in Proceedings of the IEEE International Symposium on Circuits and Systems (1993), pp. 1475–1478
252.
K. Gaj, E.G. Friedman, M.J. Feldman, A. Krasniewski, A clock distribution scheme for large RSFQ circuits. IEEE Trans. Appl. Supercond. AS-5(2), 3320–3324 (1995)CrossRef
253.
E.G. Friedman, Clock distribution networks in synchronous digital integrated circuits. Proc. IEEE 89(5), 665–692 (2001)CrossRef
258.
S.V. Rylov, Clockless dynamic SFQ and gate with high input skew tolerance. IEEE Trans. Appl. Supercond. 29(5), 1–5 (2019)CrossRef
356.
Q.P. Herr, P. Bunyk, Implementation and application of first-in first-out buffers. IEEE Trans. Appl. Supercond. 13(2), 563–566 (2003)CrossRef
357.
E.G. Friedman, High Performance Clock Distribution Networks (Springer, Berlin, 1997)CrossRef
358.
K. Gaj, E.G. Friedman, M.J. Feldman, Timing of large RSFQ digital circuits, in Proceedings of the IEEE International Superconductive Electronics Conference (1997), pp. 299–301
359.
S.N. Shahsavani, M. Pedram, A minimum-skew clock tree synthesis algorithm for single flux quantum logic circuits. IEEE Trans. Appl. Supercond. 29(8), 1–13 (2019)CrossRef
360.
J.L. Neves, E.G. Friedman, Automated synthesis of skew-based clock distribution networks. VLSI Des. 7(1), 31–57 (1998)CrossRef
361.
Q.P. Herr, N. Vukovic, C.A. Mancini, K. Gaj, Q. Ke, V. Adler, E.G. Friedman, A. Krasniewski, M.F. Bocko, M.J. Feldman, Design and low speed testing of a four-bit RSFQ multiplier-accumulator. IEEE Trans. Appl. Supercond. 7(2), 3168–3171 (1997)CrossRef
362.
P. Bunyk, P. Litskevitch, Case study in RSFQ design: fast pipelined parallel adder. IEEE Trans. Appl. Supercond. 9(2), 3714–3720 (1999)CrossRef
363.
S.N. Shahsavani, A. Shafaei, M. Pedram, A placement algorithm for superconducting logic circuits based on cell grouping and super-cell placement. Proc. IEEE Des. Autom. Test Eur. Conf. 29, 1465–1468 (2018)
364.
O.A. Mukhanov, Rapid single flux quantum (RSFQ) shift register family. IEEE Trans. Appl. Supercond. 3(1), 2578–2581 (1993)CrossRef
365.
C.A. Mancini, N. Vukovic, A.M. Herr, K. Gaj, M.F. Bocko, M.J. Feldman, RSFQ circular shift registers. IEEE Trans. Appl. Supercond. 7(2), 2832–2835 (1997)CrossRef
366.
R.N. Tadros, P.A. Beerel, A robust and tree-free hybrid clocking technique for RSFQ circuits—CSR application, in Proceedings of the International Superconductive Electronics Conference (2017), pp. 1–4
367.
R.N. Tadros, P.A. Beerel, A robust and self-adaptive clocking technique for SFQ circuits. IEEE Trans. Appl. Supercond. 28(7), 1301211 (2018)
368.
E.G. Friedman (ed.), Clock Distribution Networks in VLSI Circuits and Systems (IEEE Press, Piscataway, 1995)
369.
M. Dorojevets, P. Bunyk, D. Zinoviev, FLUX chip: design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-\(\mu \)m LTS technology. IEEE Trans. Appl. Supercond. 11(1), 326–332 (2001)
370.
M. Dorojevets, P. Bunyk, Architectural and implementation challenges in designing high-performance RSFQ processors: a FLUX-1 microprocessor and beyond. IEEE Trans. Appl. Supercond. 13(2), 446–449 (2003)CrossRef
371.
L.C. Müller, H.R. Gerber, C.J. Fourie, Review and comparison of RSFQ asynchronous methodologies. J. Phys. Conf. Ser. 97, 012109 (2007)CrossRef
372.
373.
O.A. Mukhanov, S.V. Rylov, V.K. Semonov, S.V. Vyshenskii, RSFQ logic arithmetic. IEEE Trans. Magn. 25(2), 857–860 (1989)CrossRef
374.
M. Dorojevets, C. Ayala, A. Kasperek, Development and evaluation of design techniques for high-performance wave-pipelined wide datapath RSFQ processors, in Proceedings of the IEEE International Superconductive Electronics Conference (2009), pp. 1–2
375.
T. Filippov, M. Dorojevets, A. Sahu, A. Kirichenko, C. Ayala, O. Mukhanov, 8-Bit asynchronous wave-pipelined RSFQ arithmetic-logic unit. IEEE Trans. Appl. Supercond. 21(3), 847–851 (2011)CrossRef
376.
M. Dorojevets, C.L. Ayala, N. Yoshikawa, A. Fujimaki, 16-Bit wave-pipelined sparse-tree RSFQ adder. IEEE Trans. Appl. Supercond. 23(3), 1700605 (2013)
377.
M. Maezawa, I. Kurosawa, M. Aoyagi, H. Nakagawa, Y. Kameda, T. Nanya, Rapid single-flux-quantum dual-rail logic for asynchronous circuits. IEEE Trans. Appl. Supercond. 7(2), 2705–2708 (1997)CrossRef
378.
I. Kurosawa, H. Nakagawa, M. Aoyagi, M. Maezawa, Y. Kameda, T. Nanya, A basic circuit for asynchronous superconductive logic using RSFQ gates. Supercond. Sci. Technol. 9(4A), A46–A49 (1996)CrossRef
379.
T. Hosoki, H. Kodaka, M. Kitagawa, Y. Okabe, Design and experimentation of BSFQ logic devices. Supercond. Sci. Technol. 12(11), 773–775 (1999)CrossRef
380.
H.R. Gerber, C.J. Fourie, W.J. Perold, RSFQ-asynchronous timing (RSFQ-AT): a new design methodology for implementation in CAD automation. IEEE Trans. Appl. Supercond. 15(2), 272–275 (2005)CrossRef
381.
Z.J. Deng, N. Yoshikawa, S.R. Whiteley, T. Van Duzer, Data-driven self-timed RSFQ digital integrated circuit and system. IEEE Trans. Appl. Supercond. 7(2), 3634–3637 (1997)CrossRef
382.
N. Yoshikawa, F. Matsuzaki, N. Nakajima, K. Fujiwara, K. Yoda, K. Kawasaki, Design and component test of a tiny processor based on the SFQ technology. IEEE Trans. Appl. Supercond. 13(2), 441–445 (2003)CrossRef
383.
Y. Nobumori, T. Nishigai, K. Nakamiya, N. Yoshikawa, A. Fujimaki, H. Terai, S. Yorozu, Design and implementation of a fully asynchronous SFQ microprocessor: SCRAM2. IEEE Trans. Appl. Supercond. 17(2), 478–481 (2007)CrossRef
384.
R.M. Keller, Towards a theory of universal speed-independent modules. IEEE Trans. Comput. C-23(1), 21–33 (1974)MathSciNetCrossRef
385.
N. Tsuji, Y. Yamanashi, N. Takeuchi, C. Ayala, N. Yoshikawa, Design and implementation of scalable register files using adiabatic quantum flux parametron logic, in Proceedings of the IEEE International Superconductive Electronics Conference (2017), pp. 1–3
386.
N. Takeuchi, M. Nozoe, Y. He, N. Yoshikawa, Low-latency adiabatic superconductor logic using delay-line clocking. Appl. Phys. Lett. 115(7), 072601 (2019)
387.
Y. He, N. Takeuchi, N. Yoshikawa, Low-latency power-dividing clocking scheme for adiabatic quantum-flux-parametron logic. Appl. Phys. Lett. 116(18), 182602 (2020)
388.
N. Takeuchi, C.L. Ayala, O. Chen, N. Yoshikawa, A feedback-friendly large-scale clocking scheme for adiabatic quantum-flux-parametron logic datapaths. IEEE Trans. Appl. Supercond. 29(5), 1–5 (2019)
Metadaten
Titel
Synchronization
verfasst von
Gleb Krylov
Tahereh Jabbari
Eby G. Friedman
Copyright-Jahr
2024
Buch
Single Flux Quantum Integrated Circuit Design

Print ISBN: 978-3-031-47474-3

Electronic ISBN: 978-3-031-47475-0

Copyright-Jahr: 2024

DOI
https://doi.org/10.1007/978-3-031-47475-0_11

Neuer Inhalt

    Bildnachweise